INFORMATION DISCLOSURE STATEMENT BY APPLICANT						ATTY. DOCKET NO. 070456-0105		SERIAL NO. 10/573,970 PE 43.		
k .						APPLICANT Tatsuo HIRAMATSU, et al.				
(Substitute for form 1449/PTO)						FILING DATE March 30, 2006	GROUP <b>2183</b>			
				U.S. PATE	NT	DOCUMENTS				
EXAMINER'S INITIALS	CITE NO.	Nur	Document Number mber-Kind Code2 (if know	Publication Date MM-DD-YYYY		Name of Patentee or Applicant of Ci Document		rited Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		
		US 2001/0010074 A1		07-26-2001		NISHIHARA et al.				
		US								
	<u> </u>	US								
· · · · · · · · · · · · · · · · · · ·	<del> </del>	US								
		US								
	ļ ———	US								
		US								
		US								
		US								
	<u> </u>	US		EODEICNE	2 A TI	ENT DOCUMENTS		l l		
EXAMINER'S	1	Fore	ign Patent Document	Publication Date	ne of Patentee or Applicant of	Pages.	Columns, Lines	Translatio	n	
INITIALS CITE NO.		1 •		MM-DD-YYYY		Cited Document	Where Relevant Figures Appear		Yes No	
			GB 2 333 625 A	07-28-1999	LU	CENT TECHNOLOGIES INC.			English (Orig.)	
		ļ								
		ļ								
		1	<del></del>							-
-	-	1						······································		-
		<del></del>		,		, Title, Date, Pertinent Pages, Et		d. Datasi		
EXAMINER'S INITIALS	CITE NO.	jourr	ide name of the authornal, serial, symposium, ished.	, title of the article (when approp e(s), volume-issue number(s), pu	oriate), titl ublisher,	e of the item (bo city and/or count	ok, magazine, ry where			
			European Search Report issued in European Patent Application No. EP 04747279.0-2211/1669868 PCT/JP2004009811, dated February 23, 2009.							
Koichiro FURUTA et al., "Spatial-Temporal Mapping of Real Application on a Dynamically Reconfigurable Logic Engine (DRLE) LSI, IEEE 2000 Custom Integrated Circuits Conference, pp.151-154.										
Joao M. P. CARDOSO et al., "XPP-VC: A C Compiler with Temporal Partitioning for the PACT-XXP Architecture," FPL 2002, LNCS 2438, pp. 864-874.										
	Joao M. P. CARDOSO et al., "Loop Dissevering: A Technique for Temporally Partitioning Loops in Dynamically Reconfigurable Computing Platforms," 2003 IEEE.									
Brad L. HUTCHINGS et al., "Implementation Approached for Reconfigurable Logic Applications," XP-000910926 1995, P. 419-428.										
Steve TRIMBERGER, "Scheduling Designs into a Time-Multiplexed FPGA, XP-000883991, pp. 153-160.										
EXAMINER						DATE CONSIDERED				

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.